Cache memory

Results: 1188



#Item
501Cache / Solid-state drive / Page replacement algorithm / Flash memory / SSD / CPU cache / Serial ATA / VRPM / Hybrid array / Computer hardware / Computer memory / Computing

Hybrid Storage Management for Database Systems Xin Liu Kenneth Salem University of Waterloo, Canada

Add to Reading List

Source URL: www.vldb.org

Language: English - Date: 2013-06-29 06:38:00
502MapReduce / Computer cluster / Cache / Data Intensive Computing / Concurrent computing / Computing / Parallel computing

Spark   In-­‐Memory  Cluster  Computing  for   Iterative  and  Interactive  Applications   Matei  Zaharia,  Mosharaf  Chowdhury,  Justin  Ma,   Michael  Franklin,  Sc

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 2014-02-02 20:47:35
503Software / Apache Hadoop / Cache / Solid-state drive / Computer data storage / CPU cache / Data Intensive Computing / Dynamic random-access memory / Computing / Computer memory / Computer hardware

Disk-Locality in Datacenter Computing Considered Irrelevant Ganesh Ananthanarayanan, Ali Ghodsi, Scott Shenker, Ion Stoica University of California, Berkeley {ganesha, alig, shenker, istoica}@cs.berkeley.edu 1 Introduct

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 2011-04-18 15:09:08
504Central processing unit / Cache / CPU cache / Microprocessors / Memory hierarchy / Multi-core processor / Computer hardware / Computer memory / Computing

Performance Effects of a Cache Miss Handling Architecture in a Multi-core Processor Magnus Jahre Lasse Natvig Department of Computer and Information Science (IDI), NTNU {jahre,lasse}@idi.ntnu.no

Add to Reading List

Source URL: www.nik.no

Language: English - Date: 2007-10-10 07:11:28
505Computer memory / Classes of computers / Instruction set architectures / Dynamic random-access memory / CPU cache / Intel / Digital Equipment Corporation / Reduced instruction set computing / Advanced Micro Devices / Computing / Computer hardware / Computer architecture

August 8, [removed]Memorial Auditorium Sunday Tutorial Schedule 7:30 -8:30

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:45:18
506Software engineering / Software optimization / Central processing unit / Profiling / Cache / Debugging / Valgrind / CPU cache / Instrumentation / Computing / Computer programming / Profilers

A Tool Suite for Simulation Based Analysis of Memory Access Behavior Josef Weidendorfer† , Markus Kowarschik†† , Carsten Trinitis† † Technische Universit¨

Add to Reading List

Source URL: valgrind.org

Language: English - Date: 2006-09-22 16:39:24
507Parallel computing / Cache coherency / Computer buses / CPU cache / Central processing unit / Non-Uniform Memory Access / Cache coherence / Cache / Conventional PCI / Computing / Computer hardware / Computer memory

Design and Implementation of the NUMAchine Multiprocessor A. Grbic, S. Brown, S. Caranci, R. Grindley, M. Gusat, G. Lemieux, K. Loveless, N. Manjikian , S. Srbljic , M. Stumm, Z. Vranesic and Z. Zilic  

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 1999-09-21 22:20:54
508CPU cache / Non-Uniform Memory Access / Cache coherence / Speedup / Cache-only memory architecture / SMP - Symmetric Multiprocessor System / Cache / Memory hierarchy / Scalable Coherent Interface / Computing / Parallel computing / Computer memory

The NUMAchine Multiprocessor R. Grindley, T. Abdelrahman, S. Brown, S. Caranci, D. DeVries, B. Gamsa, A. Grbic, M. Gusat, R. Ho, O. Krieger, G. Lemieux, K. Loveless, N. Manjikian, P. McHardy, S. Srbljic, M. Stumm, Z. Vra

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 2000-09-02 04:07:38
509Central processing unit / Computer memory / Virtual memory / CPU cache / Cache / Threads / Memory management unit / Multithreading / Translation lookaside buffer / Computer hardware / Computing / Computer architecture

A Multi-threaded 64 Bit PowerPC Commercial RISC Processor IBM Server Group Rochester, MN

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:49:02
510Central processing unit / Computer memory / Virtual memory / Instruction set architectures / CPU cache / Cache / PA-RISC / Reduced instruction set computing / Memory management unit / Computer architecture / Computer hardware / Computing

HOT CHIPS SYMPOSIUM III PA-RISC PROCESSOR FOR ·SNAKES· WORKSTATIONS TECHNICAL OVERVIEW Charlie Kohlhardt R&D Section Manager

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:44:27
UPDATE